<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" media="screen" href="/~d/styles/rss2full.xsl"?><?xml-stylesheet type="text/css" media="screen" href="http://feeds.feedburner.com/~d/styles/itemcontent.css"?><rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:sy="http://purl.org/rss/1.0/modules/syndication/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:creativeCommons="http://backend.userland.com/creativeCommonsRssModule" xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" version="2.0">

<channel>
	<title>FPGA Blog</title>
	
	<link>http://fpgablog.com</link>
	<description>FPGA (field programmable gate array) and structured ASIC information</description>
	<lastBuildDate>Tue, 03 Nov 2009 20:25:38 +0000</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.4</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<creativeCommons:license>http://creativecommons.org/licenses/by-nc-sa/2.0/</creativeCommons:license><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="self" href="http://feeds.feedburner.com/fpgablog" type="application/rss+xml" /><feedburner:emailServiceId>fpgablog</feedburner:emailServiceId><feedburner:feedburnerHostname>http://feedburner.google.com</feedburner:feedburnerHostname><feedburner:feedFlare href="http://add.my.yahoo.com/rss?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://us.i1.yimg.com/us.yimg.com/i/us/my/addtomyyahoo4.gif">Subscribe with My Yahoo!</feedburner:feedFlare><feedburner:feedFlare href="http://www.newsgator.com/ngs/subscriber/subext.aspx?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.newsgator.com/images/ngsub1.gif">Subscribe with NewsGator</feedburner:feedFlare><feedburner:feedFlare href="http://feeds.my.aol.com/add.jsp?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://o.aolcdn.com/favorites.my.aol.com/webmaster/ffclient/webroot/locale/en-US/images/myAOLButtonSmall.gif">Subscribe with My AOL</feedburner:feedFlare><feedburner:feedFlare href="http://www.bloglines.com/sub/http://feeds.feedburner.com/fpgablog" src="http://www.bloglines.com/images/sub_modern11.gif">Subscribe with Bloglines</feedburner:feedFlare><feedburner:feedFlare href="http://www.netvibes.com/subscribe.php?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.netvibes.com/img/add2netvibes.gif">Subscribe with Netvibes</feedburner:feedFlare><feedburner:feedFlare href="http://fusion.google.com/add?feedurl=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://buttons.googlesyndication.com/fusion/add.gif">Subscribe with Google</feedburner:feedFlare><feedburner:feedFlare href="http://www.pageflakes.com/subscribe.aspx?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.pageflakes.com/ImageFile.ashx?instanceId=Static_4&amp;fileName=ATP_blu_91x17.gif">Subscribe with Pageflakes</feedburner:feedFlare><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="hub" href="http://pubsubhubbub.appspot.com" /><item>
		<title>Eutecus Multi-Core Video Analytics Engine Evaluation Kit, v2.2</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/Aev5ikTaLeU/</link>
		<comments>http://fpgablog.com/posts/eutecus-mve-v22/#comments</comments>
		<pubDate>Tue, 03 Nov 2009 17:01:22 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[Analytics]]></category>
		<category><![CDATA[DSP]]></category>
		<category><![CDATA[Engine]]></category>
		<category><![CDATA[Eutecus]]></category>
		<category><![CDATA[Evaluation]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[Kit]]></category>
		<category><![CDATA[Multi-Core]]></category>
		<category><![CDATA[MVE]]></category>
		<category><![CDATA[Spartan]]></category>
		<category><![CDATA[Video]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1702</guid>
		<description><![CDATA[Eutecus unveiled version 2.2 of their Multi-core Video Analytics Engine (MVE) Evaluation Kit. The MVE kit embeds the entire video analytics event detection application on a single low-cost Xilinx Spartan 3A DSP FPGA. The MVE Evaluation Kit 2.2 supports HD and composite TV (NTSC or PAL) input for both live and pre-recorded video. The system [...]]]></description>
			<content:encoded><![CDATA[<p>Eutecus unveiled version 2.2 of their Multi-core Video Analytics Engine (MVE) Evaluation Kit. The MVE kit embeds the entire video analytics event detection application on a single low-cost Xilinx Spartan 3A DSP FPGA. The MVE Evaluation Kit 2.2 supports HD and composite TV (NTSC or PAL) input for both live and pre-recorded video. The system comes bundled with an assortment of different pre-configured videos allowing users to test MVE&#8217;s video analytic capability in various indoor and outdoor scenarios, at different resolutions.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/eutecus-mve-v22/">Eutecus Multi-Core Video Analytics Engine Evaluation Kit, v2.2</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/R-vgAAweMKwoOpNpxhoLvix-Amw/0/da"><img src="http://feedads.g.doubleclick.net/~a/R-vgAAweMKwoOpNpxhoLvix-Amw/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/R-vgAAweMKwoOpNpxhoLvix-Amw/1/da"><img src="http://feedads.g.doubleclick.net/~a/R-vgAAweMKwoOpNpxhoLvix-Amw/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=Aev5ikTaLeU:ycYf7b1OIhU:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=Aev5ikTaLeU:ycYf7b1OIhU:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/Aev5ikTaLeU" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/eutecus-mve-v22/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/eutecus-mve-v22/</feedburner:origLink></item>
		<item>
		<title>Altera Quartus II Software Version 9.1</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/55vdVe1cG_U/</link>
		<comments>http://fpgablog.com/posts/cpld-fpga-hardcopy-asic-quartus-2-v91/#comments</comments>
		<pubDate>Mon, 02 Nov 2009 17:36:05 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Tool]]></category>
		<category><![CDATA[altera]]></category>
		<category><![CDATA[ASIC]]></category>
		<category><![CDATA[CPLD]]></category>
		<category><![CDATA[Cyclone IV]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[HardCopy]]></category>
		<category><![CDATA[Quartus II]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1698</guid>
		<description><![CDATA[Altera unveiled version 9.1 of their Quartus II software for CPLD, FPGA and HardCopy ASIC designs. Both the Subscription Edition and the free Web Edition of the Quartus II software version 9.1 are currently available for download. Quartus II software subscribers receive the ModelSim Altera Starter Edition and a full license to the IP Base [...]]]></description>
			<content:encoded><![CDATA[<p>Altera unveiled version 9.1 of their Quartus II software for CPLD, FPGA and HardCopy ASIC designs. Both the Subscription Edition and the free Web Edition of the Quartus II software version 9.1 are currently available for download. Quartus II software subscribers receive the ModelSim Altera Starter Edition and a full license to the IP Base Suite, which includes 14 of Altera&#8217;s most popular IP (DSP and memory) cores. The annual software subscription is $2,495 for a node-locked PC license and is available for purchase at Altera&#8217;s eStore or from authorized distributors.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/cpld-fpga-hardcopy-asic-quartus-2-v91/">Altera Quartus II Software Version 9.1</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/AXNiWYrfAtWnm6_nHCsqQGp3Uuo/0/da"><img src="http://feedads.g.doubleclick.net/~a/AXNiWYrfAtWnm6_nHCsqQGp3Uuo/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/AXNiWYrfAtWnm6_nHCsqQGp3Uuo/1/da"><img src="http://feedads.g.doubleclick.net/~a/AXNiWYrfAtWnm6_nHCsqQGp3Uuo/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=55vdVe1cG_U:wk_XTArg5GM:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=55vdVe1cG_U:wk_XTArg5GM:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/55vdVe1cG_U" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/cpld-fpga-hardcopy-asic-quartus-2-v91/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/cpld-fpga-hardcopy-asic-quartus-2-v91/</feedburner:origLink></item>
		<item>
		<title>Altera Cyclone IV FPGA Family</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/1CSjc4LKTOc/</link>
		<comments>http://fpgablog.com/posts/ep4cgx15-ep4c115e/#comments</comments>
		<pubDate>Mon, 02 Nov 2009 17:01:04 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA]]></category>
		<category><![CDATA[altera]]></category>
		<category><![CDATA[Cyclone IV]]></category>
		<category><![CDATA[DSP]]></category>
		<category><![CDATA[EP4C115E]]></category>
		<category><![CDATA[EP4CGX15]]></category>
		<category><![CDATA[logic]]></category>
		<category><![CDATA[memory]]></category>
		<category><![CDATA[Serial]]></category>
		<category><![CDATA[transceiver]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1692</guid>
		<description><![CDATA[Altera introduced the Cyclone IV FPGA family. The Cyclone IV FPGA family supports mainstream serial protocols while offering low cost, low power, and a rich supply of logic, memory and DSP capabilities. The EP4CGX15 and EP4C115E, the first Cyclone IV GX and Cyclone IV E devices respectively, will ship in the first quarter of 2010. [...]]]></description>
			<content:encoded><![CDATA[<p>Altera introduced the Cyclone IV FPGA family. The Cyclone IV FPGA family supports mainstream serial protocols while offering low cost, low power, and a rich supply of logic, memory and DSP capabilities. The EP4CGX15 and EP4C115E, the first Cyclone IV GX and Cyclone IV E devices respectively, will ship in the first quarter of 2010. Budgetary pricing for the smallest devices, the EP4CE6 and the EP4CGX15, will start as low as $3 and $6 respectively for 250K unit quantities in 2010. the FPGAs are ideal for high-volume, cost-sensitive applications.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/ep4cgx15-ep4c115e/">Altera Cyclone IV FPGA Family</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/XLmlq-hWHQjc2Ex-gT3ckKNTdGU/0/da"><img src="http://feedads.g.doubleclick.net/~a/XLmlq-hWHQjc2Ex-gT3ckKNTdGU/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/XLmlq-hWHQjc2Ex-gT3ckKNTdGU/1/da"><img src="http://feedads.g.doubleclick.net/~a/XLmlq-hWHQjc2Ex-gT3ckKNTdGU/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=1CSjc4LKTOc:2vqQmu4ZOnY:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=1CSjc4LKTOc:2vqQmu4ZOnY:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/1CSjc4LKTOc" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/ep4cgx15-ep4c115e/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/ep4cgx15-ep4c115e/</feedburner:origLink></item>
		<item>
		<title>SASEBO-GII Board Features Xilinx Virtex-5 and Spartan-3A FPGAs</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/41EmHgmT-z8/</link>
		<comments>http://fpgablog.com/posts/aist-td-bd-sasebog2/#comments</comments>
		<pubDate>Thu, 29 Oct 2009 16:40:53 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[AIST]]></category>
		<category><![CDATA[Cryptographic]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[module]]></category>
		<category><![CDATA[National Institute of Advanced Industrial Science and Technology]]></category>
		<category><![CDATA[partial reconfiguration]]></category>
		<category><![CDATA[SASEBO-GII]]></category>
		<category><![CDATA[Security]]></category>
		<category><![CDATA[Side channel attack]]></category>
		<category><![CDATA[Spartan-3A]]></category>
		<category><![CDATA[Virtex-5]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1688</guid>
		<description><![CDATA[The SASEBO-GII boards feature the Xilinx Virtex-5 and Spartan-3A FPGA families. The SASEBO-GII boards enable the development and evaluation of performance and security of cryptographic circuits to contribute to the international standardization of hardware security. The SASEBO-GII board is expected to serve as the standard for carrying out cryptographic hardware experiments and for international programs [...]]]></description>
			<content:encoded><![CDATA[<p>The SASEBO-GII boards feature the Xilinx Virtex-5 and Spartan-3A FPGA families. The SASEBO-GII boards enable the development and evaluation of performance and security of cryptographic circuits to contribute to the international standardization of hardware security. The SASEBO-GII board is expected to serve as the standard for carrying out cryptographic hardware experiments and for international programs involving hardware security evaluation.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/aist-td-bd-sasebog2/">SASEBO-GII Board Features Xilinx Virtex-5 and Spartan-3A FPGAs</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/6SD8EqpXHRbThym4Bk4fIn4BqMc/0/da"><img src="http://feedads.g.doubleclick.net/~a/6SD8EqpXHRbThym4Bk4fIn4BqMc/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/6SD8EqpXHRbThym4Bk4fIn4BqMc/1/da"><img src="http://feedads.g.doubleclick.net/~a/6SD8EqpXHRbThym4Bk4fIn4BqMc/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=41EmHgmT-z8:9S7fkef_Yn8:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=41EmHgmT-z8:9S7fkef_Yn8:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/41EmHgmT-z8" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/aist-td-bd-sasebog2/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/aist-td-bd-sasebog2/</feedburner:origLink></item>
		<item>
		<title>Trenz Electronic TE0320 FPGA-based Industrial Micromodules</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/6m6i-ucPLgE/</link>
		<comments>http://fpgablog.com/posts/xilinx-spartan-3a-dsp-te0320/#comments</comments>
		<pubDate>Wed, 28 Oct 2009 16:17:26 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[DSP]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[industrial]]></category>
		<category><![CDATA[Micromodule]]></category>
		<category><![CDATA[modules]]></category>
		<category><![CDATA[Spartan-3A]]></category>
		<category><![CDATA[TE0320]]></category>
		<category><![CDATA[Trenz Electronic]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1683</guid>
		<description><![CDATA[Trenz Electronic introduced the TE0320 family of FPGA-based industrial micromodules for harsh environments and pervasive deployment. The TE0320 micromodule featuers a Xilinx Spartan-3A-DSP FPGA, a USB 2.0 microcontroller, 128 MByte DDR RAM (32 bit wide), 4 MByte Flash memory for configuration and operation, and a switch-mode power supply for all on-board voltages. A large number [...]]]></description>
			<content:encoded><![CDATA[<p>Trenz Electronic introduced the TE0320 family of FPGA-based industrial micromodules for harsh environments and pervasive deployment. The TE0320 micromodule featuers a Xilinx Spartan-3A-DSP FPGA, a USB 2.0 microcontroller, 128 MByte DDR RAM (32 bit wide), 4 MByte Flash memory for configuration and operation, and a switch-mode power supply for all on-board voltages. A large number of configurable I/Os are provided via standard board-to-board connectors. Customized versions, as well as modules with industrial-grade components are available on request.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/xilinx-spartan-3a-dsp-te0320/">Trenz Electronic TE0320 FPGA-based Industrial Micromodules</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/FJAzqeUEB--Fb-sR1-sEjArTClQ/0/da"><img src="http://feedads.g.doubleclick.net/~a/FJAzqeUEB--Fb-sR1-sEjArTClQ/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/FJAzqeUEB--Fb-sR1-sEjArTClQ/1/da"><img src="http://feedads.g.doubleclick.net/~a/FJAzqeUEB--Fb-sR1-sEjArTClQ/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=6m6i-ucPLgE:_bD69p0HJcc:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=6m6i-ucPLgE:_bD69p0HJcc:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/6m6i-ucPLgE" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/xilinx-spartan-3a-dsp-te0320/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/xilinx-spartan-3a-dsp-te0320/</feedburner:origLink></item>
		<item>
		<title>NI Extended Temperature Single-Board RIO Devices</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/_fot4Y5niiE/</link>
		<comments>http://fpgablog.com/posts/national-instruments-rio-fpga/#comments</comments>
		<pubDate>Wed, 28 Oct 2009 11:02:04 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[Devices]]></category>
		<category><![CDATA[Embedded]]></category>
		<category><![CDATA[Extended Temperature]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[National Instruments]]></category>
		<category><![CDATA[NI]]></category>
		<category><![CDATA[RIO]]></category>
		<category><![CDATA[Single-Board]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1679</guid>
		<description><![CDATA[National Instruments introduced four new extended operating temperature versions of the NI Single-Board RIO devices. The boards combine an onboard reconfigurable field-programmable gate array (FPGA), real-time processor, and analog and digital I/O on a single-board computer (SBC). They provide engineers and developers with low-cost embedded system development options. The four new NI sbRIO-9602XT, sbRIO-9612XT, sbRIO-9632XT, [...]]]></description>
			<content:encoded><![CDATA[<p>National Instruments introduced four new extended operating temperature versions of the NI Single-Board RIO devices. The boards combine an onboard reconfigurable field-programmable gate array (FPGA), real-time processor, and analog and digital I/O on a single-board computer (SBC). They provide engineers and developers with low-cost embedded system development options. The four new NI sbRIO-9602XT, sbRIO-9612XT, sbRIO-9632XT, and sbRIO-9642XT devices are designed for board-level OEM applications requiring extended temperature operation, including industrial, robotics, transportation, aerospace, and military embedded systems.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/national-instruments-rio-fpga/">NI Extended Temperature Single-Board RIO Devices</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/KiM8Tm6Jbi2chnZw0faFUjNf9Pk/0/da"><img src="http://feedads.g.doubleclick.net/~a/KiM8Tm6Jbi2chnZw0faFUjNf9Pk/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/KiM8Tm6Jbi2chnZw0faFUjNf9Pk/1/da"><img src="http://feedads.g.doubleclick.net/~a/KiM8Tm6Jbi2chnZw0faFUjNf9Pk/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=_fot4Y5niiE:vJ2efQ8GbvU:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=_fot4Y5niiE:vJ2efQ8GbvU:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/_fot4Y5niiE" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/national-instruments-rio-fpga/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/national-instruments-rio-fpga/</feedburner:origLink></item>
		<item>
		<title>CommAgility FPGA-based AMC-V5-10G AdvancedMC Module</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/PBW_hQ_FA9M/</link>
		<comments>http://fpgablog.com/posts/amcv5f10g-advanced-mezzanine-card/#comments</comments>
		<pubDate>Tue, 27 Oct 2009 18:13:24 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[AdvancedMC]]></category>
		<category><![CDATA[AMC-V5-10G]]></category>
		<category><![CDATA[Card]]></category>
		<category><![CDATA[CommAgility]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[LX110T]]></category>
		<category><![CDATA[Mezzanine]]></category>
		<category><![CDATA[module]]></category>
		<category><![CDATA[Virtex-5]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1675</guid>
		<description><![CDATA[CommAgility introduced the AMC-V5F-10G high performance FPGA-based interface and processing card for the latest wireless baseband and other demanding processing and optical data interfacing applications. The AMC-V5F-10G is a single width, full-sized Advanced Mezzanine Card with 10Gbaud bandwidth I/O. It features a Xilinx Virtex-5 LX110T FPGA. The AMC-V5F10G is available now. Extensive software and firmware [...]]]></description>
			<content:encoded><![CDATA[<p>CommAgility introduced the AMC-V5F-10G high performance FPGA-based interface and processing card for the latest wireless baseband and other demanding processing and optical data interfacing applications. The AMC-V5F-10G is a single width, full-sized Advanced Mezzanine Card with 10Gbaud bandwidth I/O. It features a Xilinx Virtex-5 LX110T FPGA. The AMC-V5F10G is available now. Extensive software and firmware library support enables OEMs to port application code quickly, reducing time to market.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/amcv5f10g-advanced-mezzanine-card/">CommAgility FPGA-based AMC-V5-10G AdvancedMC Module</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/fXiVYwJ-JSef7Ltz2DbsAUxXhTA/0/da"><img src="http://feedads.g.doubleclick.net/~a/fXiVYwJ-JSef7Ltz2DbsAUxXhTA/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/fXiVYwJ-JSef7Ltz2DbsAUxXhTA/1/da"><img src="http://feedads.g.doubleclick.net/~a/fXiVYwJ-JSef7Ltz2DbsAUxXhTA/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=PBW_hQ_FA9M:q2_-160X33A:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=PBW_hQ_FA9M:q2_-160X33A:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/PBW_hQ_FA9M" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/amcv5f10g-advanced-mezzanine-card/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/amcv5f10g-advanced-mezzanine-card/</feedburner:origLink></item>
		<item>
		<title>CommAgility AMC-V5Fe Advanced Mezzanine Card</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/N9j1VhjuCXk/</link>
		<comments>http://fpgablog.com/posts/amcv5fe-fpga-advancedmc-module/#comments</comments>
		<pubDate>Tue, 27 Oct 2009 15:51:28 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[FPGA-based Product]]></category>
		<category><![CDATA[Advanced Mezzanine Card]]></category>
		<category><![CDATA[AdvancedMC]]></category>
		<category><![CDATA[AMC-V5Fe]]></category>
		<category><![CDATA[CommAgility]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[module]]></category>
		<category><![CDATA[PCI Express]]></category>
		<category><![CDATA[Virtex]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1671</guid>
		<description><![CDATA[CommAgility launched the AMC-V5Fe mid-size advanced mezzanine card. The AMC-V5Fe includes a high-speed PCI Express interface and a Xilinx Virtex-5 FPGA. The module is ideal for many industrial, scientific, and telecoms applications. The AMC-V5Fe module has been widely interoperability tested with manufacturers&#8217; chassis, MCH, and ATCA carriers. Extensive software and firmware library support enables OEMs [...]]]></description>
			<content:encoded><![CDATA[<p>CommAgility launched the AMC-V5Fe mid-size advanced mezzanine card. The AMC-V5Fe includes a high-speed PCI Express interface and a Xilinx Virtex-5 FPGA. The module is ideal for many industrial, scientific, and telecoms applications. The AMC-V5Fe module has been widely interoperability tested with manufacturers&#8217; chassis, MCH, and ATCA carriers. Extensive software and firmware library support enables OEMs to port application code quickly, reducing time to market. The AMC-V5Fe is available now.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/amcv5fe-fpga-advancedmc-module/">CommAgility AMC-V5Fe Advanced Mezzanine Card</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/wufI8B7OIESUQTc2hi_WJ6bU5hA/0/da"><img src="http://feedads.g.doubleclick.net/~a/wufI8B7OIESUQTc2hi_WJ6bU5hA/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/wufI8B7OIESUQTc2hi_WJ6bU5hA/1/da"><img src="http://feedads.g.doubleclick.net/~a/wufI8B7OIESUQTc2hi_WJ6bU5hA/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=N9j1VhjuCXk:UTFvJuk4SPc:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=N9j1VhjuCXk:UTFvJuk4SPc:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/N9j1VhjuCXk" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/amcv5fe-fpga-advancedmc-module/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/amcv5fe-fpga-advancedmc-module/</feedburner:origLink></item>
		<item>
		<title>3G, 4G Remote Radio Head Solution by Lattice Semiconductor, Affarii</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/2qelHj0RhPY/</link>
		<comments>http://fpgablog.com/posts/rrh-latticeecp3-digitaltrx/#comments</comments>
		<pubDate>Mon, 26 Oct 2009 15:44:37 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Reference Design]]></category>
		<category><![CDATA[3G]]></category>
		<category><![CDATA[4G Remote Radio Head Solution by Lattice Semiconductor]]></category>
		<category><![CDATA[Affarii]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1667</guid>
		<description><![CDATA[Lattice Semiconductor and Affarii Technologies have developed a complete 3G/4G-based Remote Radio Head (RRH) solution for wireless infrastructure designers. This is the first time a full RRH solution has been made available using low power, low cost FPGAs that enables low power RRHs to be deployed without sacrificing flexibility or performance. The RRH solution is [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor and Affarii Technologies have developed a complete 3G/4G-based Remote Radio Head (RRH) solution for wireless infrastructure designers. This is the first time a full RRH solution has been made available using low power, low cost FPGAs that enables low power RRHs to be deployed without sacrificing flexibility or performance. The RRH solution is available for demonstration by arrangement with Affarii. Product evaluation kits and development tools will be available in the first quarter of 2010.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/rrh-latticeecp3-digitaltrx/">3G, 4G Remote Radio Head Solution by Lattice Semiconductor, Affarii</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/I1NkzFgpmZRzMzOiEy3b0sUlauw/0/da"><img src="http://feedads.g.doubleclick.net/~a/I1NkzFgpmZRzMzOiEy3b0sUlauw/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/I1NkzFgpmZRzMzOiEy3b0sUlauw/1/da"><img src="http://feedads.g.doubleclick.net/~a/I1NkzFgpmZRzMzOiEy3b0sUlauw/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=2qelHj0RhPY:3Hscj9eOit4:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=2qelHj0RhPY:3Hscj9eOit4:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/2qelHj0RhPY" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/rrh-latticeecp3-digitaltrx/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/rrh-latticeecp3-digitaltrx/</feedburner:origLink></item>
		<item>
		<title>Jointwave H.264 Encoder IP Cores</title>
		<link>http://feedproxy.google.com/~r/fpgablog/~3/3Ef1Pd5MHsY/</link>
		<comments>http://fpgablog.com/posts/h264-fpga-asic/#comments</comments>
		<pubDate>Fri, 23 Oct 2009 15:47:49 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[IP Core]]></category>
		<category><![CDATA[altera]]></category>
		<category><![CDATA[ASIC]]></category>
		<category><![CDATA[AVC]]></category>
		<category><![CDATA[Cyclone]]></category>
		<category><![CDATA[Encoder]]></category>
		<category><![CDATA[FPGA]]></category>
		<category><![CDATA[H.264]]></category>
		<category><![CDATA[IP Cores]]></category>
		<category><![CDATA[Jointwave]]></category>
		<category><![CDATA[MPEG-4]]></category>
		<category><![CDATA[Spartan]]></category>
		<category><![CDATA[Stratix]]></category>
		<category><![CDATA[Virtex]]></category>
		<category><![CDATA[Xilinx]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1663</guid>
		<description><![CDATA[Jointwave introduced their H.264 series encoder IP core. The Jointwave IP cores support Level 1.0 to 5.1 of H.264 (MPEG-4 Part 10, also called AVC). The cores cover baseline profile, main profile, and high 4:2:2/4:4:4 profile. Compare to competitors&#8217; solutions, Jointwave&#8217;s IP core uses less hardware resources. The H.264 encoder features ultra-low frequency, super low [...]]]></description>
			<content:encoded><![CDATA[<p>Jointwave introduced their H.264 series encoder IP core. The Jointwave IP cores support Level 1.0 to 5.1 of H.264 (MPEG-4 Part 10, also called AVC). The cores cover baseline profile, main profile, and high 4:2:2/4:4:4 profile. Compare to competitors&#8217; solutions, Jointwave&#8217;s IP core uses less hardware resources. The H.264 encoder features ultra-low frequency, super low latency, small die size, and ultra-low power consumption. Jointwave H.264 IP core can be used without embedded or external CPU, and reduce the system complexity. It runs on FPGA and ASIC.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/h264-fpga-asic/">Jointwave H.264 Encoder IP Cores</a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p>
<p><a href="http://feedads.g.doubleclick.net/~a/o6i1q5cqn1A0QH6cCuPp9mwIe0E/0/da"><img src="http://feedads.g.doubleclick.net/~a/o6i1q5cqn1A0QH6cCuPp9mwIe0E/0/di" border="0" ismap="true"></img></a><br/>
<a href="http://feedads.g.doubleclick.net/~a/o6i1q5cqn1A0QH6cCuPp9mwIe0E/1/da"><img src="http://feedads.g.doubleclick.net/~a/o6i1q5cqn1A0QH6cCuPp9mwIe0E/1/di" border="0" ismap="true"></img></a></p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=3Ef1Pd5MHsY:25BrzR0Iki4:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=3Ef1Pd5MHsY:25BrzR0Iki4:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div><img src="http://feeds.feedburner.com/~r/fpgablog/~4/3Ef1Pd5MHsY" height="1" width="1"/>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/h264-fpga-asic/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		<feedburner:origLink>http://fpgablog.com/posts/h264-fpga-asic/</feedburner:origLink></item>
	</channel>
</rss>
