<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" media="screen" href="/~d/styles/rss2full.xsl"?><?xml-stylesheet type="text/css" media="screen" href="http://feeds.feedburner.com/~d/styles/itemcontent.css"?><rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" version="2.0">
		  <channel>
		    <image>
			<title>patentstorm.us</title>
			<width>258</width>
			<height>85</height>
			<link>http://www.patentstorm.us/</link>
			<url>http://www.patentstorm.us/images/logo.gif</url>
			</image>		

		    <title>PatentStorm -&gt; Patents -&gt; Electrical resistors</title>
		    <link>http://www.patentstorm.us/rss/class/patents/rss-338.xml</link>
		    <description>Recent patents filings in USPTO Class 338 Electrical resistors.</description>
		    <pubDate>Tue, 18 Jun 2013 16:08:48</pubDate>
		    <managingEditor>patents@patentstorm.us</managingEditor>
		    <language>en</language><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="self" type="application/rss+xml" href="http://feeds.feedburner.com/Patentstorm-Patents-ElectricalResistors" /><feedburner:info uri="patentstorm-patents-electricalresistors" /><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="hub" href="http://pubsubhubbub.appspot.com/" /><item>
			         <title><![CDATA[Precision variable resistor]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/xTw0o4HL7Nk/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8466772&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-18&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventors:&lt;/strong&gt; &amp;nbsp;; ; &lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;On the track of a potentiometer a resistive path of thin film is deposited or a foil is bonded to a matched substrate and a parallel path is formed of discrete contact straps extending from the resistive path. The resistive path has a protecting coating and the wiper is moving on abrasion resistant contact straps. This design enables application of high precision and stability resistor technologies in the production of variable resistors destined for long service life. It enables also, in ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/xTw0o4HL7Nk" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8466772</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8466772/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Sintered metal oxide for thermistor, thermistor element, thermistor temperature sensor, and method for producing sintered metal oxide for thermistor]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/OaWG4FjUYeQ/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8466771&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-18&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventor:&lt;/strong&gt; &amp;nbsp;&lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;Disclosed is a sintered metal oxide used for thermistors, which includes a complex oxide represented by the following general formula: La&lt;sub&gt;1-y&lt;/sub&gt;A&lt;sub&gt;y&lt;/sub&gt;(Cr&lt;sub&gt;1-x&lt;/sub&gt;Mn&lt;sub&gt;x&lt;/sub&gt;)O&lt;sub&gt;3 &lt;/sub&gt;(with the proviso that A represents at least either one of Ca or Sr, and x and y satisfy 0.0≦x≦1.0 and 0.0&lt;y≦0.7). Also disclosed is a thermistor element (&lt;b&gt;3&lt;/b&gt;) that includes a sintered metal oxide for thermistors (&lt;b&gt;2&lt;/b&gt;) and at least a pair of lead wires (&lt;b&gt;1&lt;/b&gt;) each ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/OaWG4FjUYeQ" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8466771</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8466771/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[In-molded resistive and shielding elements]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/Y453LZNciwk/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8461957&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-11&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventors:&lt;/strong&gt; &amp;nbsp;; ; &lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;An article of manufacture having an in-molded resistive and/or shielding element and method of making the same are shown and described. In one disclosed method, a resistive and/or shielding element is printed on a film. The film is formed to a desired shape and put in an injection mold. A molten plastic material is introduced into the injection mold to form a rigid structure that retains the ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/Y453LZNciwk" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8461957</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8461957/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Chip resistor device and a method for making the same]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/1JAU90ByNVQ/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8456273&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-04&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventor:&lt;/strong&gt; &amp;nbsp;&lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;A chip resistor device includes: a dielectric substrate that has top and bottom surfaces and two opposite edge faces interconnecting the top and bottom surfaces; two electrodes that are formed on two opposite sides of the dielectric substrate and that cover the edge faces and parts of the top and bottom surfaces; a resistor layer that is formed on one of the top and bottom surfaces of the dielectric substrate between the electrodes and that is brought into contact with the electrodes; and a ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/1JAU90ByNVQ" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8456273</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8456273/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Electric line]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/_KT9OUk_0Fs/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8456272&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-04&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventors:&lt;/strong&gt; &amp;nbsp;; ; &lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;An electric line comprising: at least one conducting substrate including at least two heating fields of different width, at least one shared contacting device, wherein the conducting substrate includes a coating material disclosed on the conducting substrate that forms the at least two heating fields, and the same coating material is disposed on the at least two heating fields, and wherein an electrical conductivity of the coating material on one of the at least two heating fields is ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/_KT9OUk_0Fs" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8456272</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8456272/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Optical proximity switch]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/ILha5Q2cReU/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8456271&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-06-04&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventors:&lt;/strong&gt; &amp;nbsp;; &lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;An optical proximity switch includes a potentiometer for setting a switching point and supported for rotation through multiple turns, a crosswheel supported for rotation and including a visible position index visible, and a cam drive rotatably coupled to the potentiometer and the ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/ILha5Q2cReU" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8456271</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8456271/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Co-fired multi-layer stack chip resistor and manufacturing method]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/fNImJCYetb8/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8451085&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-05-28&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventor:&lt;/strong&gt; &amp;nbsp;&lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;A co-fired multi-layer stack chip resistor is provided. The co-fired multi-layer stack chip resistor includes a ceramic substrate and a multi-layer stack resistance structure monomer. The ceramic substrate is formed by stacking multiple layers of the ceramic membranes, wherein the ceramic membranes is formed of a bearing membrane and a porcelain slurry with the solvent, the binder and the dispersant. The multi-layer stack resistance structure monomer is stacked on the ceramic substrate, and ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/fNImJCYetb8" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8451085</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8451085/description.html</feedburner:origLink></item>
<item>
			         <title><![CDATA[Laminated surface mounting type thermistor and manufacturing method thereof]]></title>
			         <link>http://feedproxy.google.com/~r/Patentstorm-Patents-ElectricalResistors/~3/IYe6389f7hg/description.html</link>
			         <description>&lt;ul&gt;&lt;li&gt;&lt;strong&gt;Patent Number:&lt;/strong&gt; &amp;nbsp;8451084&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Publication Date:&lt;/strong&gt; &amp;nbsp;2013-05-28&lt;/li&gt;&lt;li&gt;&lt;strong&gt;Inventor:&lt;/strong&gt; &amp;nbsp;&lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;A laminated SMD-type thermistor has a conductive module, a left and a right conductive metal layer. The conductive module includes a core conductive module coated with an insulating layer on the upper and lower surface, and the left and right side. The core conductive module includes at least one conductive unit piled up in sequence, two conductive units are separated by an insulating material layer. The conductive unit includes an upper metal foil, a conductive polymer chip and a lower ...&lt;br /&gt;&lt;img src="http://feeds.feedburner.com/~r/Patentstorm-Patents-ElectricalResistors/~4/IYe6389f7hg" height="1" width="1"/&gt;</description>
			         
			         <guid isPermaLink="false">8451084</guid>
			
			      <feedburner:origLink>http://www.patentstorm.us/patents/8451084/description.html</feedburner:origLink></item>
</channel>
		</rss>
